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,Analysisof a Novel Four-Level DCDC Boost Converter
K.A. Corzine, Member, IEEE and S.K. Majeethia, StudentMember, IEEE
Electrical Engineering Department
University of Wisconsin - Milwaukee
3200 N. Cramer Street
Milwaukee, WI 53211
AbsIrmd - In this paper, novel twoquadrant buckhost and onequadrant boost four-level Den#= converters are introduced. The
primary application for these converters is that of interfacing a low
voltage DC source, such as a fuel cdl or battery, to a high-voltage
four-level inverter. One important feature of the four-level DC/DC
converters proposed herein is the ability to perform the power
conversion and balance the inverter capaator voltages
simultaneously. With the capacitor voltage balancing, it is possible
to obtain the full voltage from the inverter. For the boost converter,
the steady-state and Non-Linear Average-Value 0
models are
developed. The NLAM is verified against a detailed simulation of a
four-level converterhverterdrive system

Keywords: Multi-level converters, four-level converters, DC/DC
converters, averagevalue modeling, triangle modulation, currentregulated control.

redundant inverter switchmg states [lo]. However, for inverters
with a higher number of levels, the voltage balancing through
mlumbnt state selection limits the output voltage to 50% Of the
maximum [12,13]. For this reason, some systems incorporate
auxhry DC/DC converters for capacitor voltage balancing [1417. Some interesthgthree-level boost DUDC converters have
been pmposed for systems that are powered h m a low-voltage
s o w such as a httery, fuel cell, or Supemnducting Magnetic
Energy Storage (SMES) [18-20]. In this paper, a novel four-level
D(YDC converter is presented The standard steady-&& and
average-value modeling techniques are applied to this new
converter. Detailed and averagevalue model simulation
demonstrates the converter performance.

U. PROPOSEDFOUR-LEVEL~/~
CONVERTER
A. Converter Descnphon

I. INTRODUCTION

Figure 1 shows the novel four-level twoqwdmnt converter
The general trend in power electronics devices has been to proposed herein. This converter can operate as a boost or buck
switch power semiconductors at inmasingly high frequencies in converter depending on weather the DC source vk is supplying or
order to minimize harmonics and reduce passive component absorbing power respectively. For many applications, bisizes. However, the increasein switching frequency increases the directional power flow is not necessary and the semiconductor
switching losses which become especially siguiiicint at high parts count canbe reducedto the topology shown in Figure 2. In
power levels. Seveml methods for decreasing switching losses a standard boost converter, one transistor and one diode are used
have been proposedincluding constmaingmnantinvertersand for the bor jmxs [21,22]. In this new topology, two
additional &amistors are added in order to provide additional
multi-level inverters [11. ‘
Resonatlt inverters avoid switching losses by ackiing an LC switching states that cau be used to balanm the capacitor
resonant circuit to the hard switched inverter topology. The voltages. It should be pointed out that although there are three
inverter transistors can be switched when their voltage or current times as many transistors as with a standard boost converter, the
@ m,$us mitimg witching losses. Examples of this type of switches are rated at.1/3 of the DC voltage and thus the overall
merter mlude the resonant DC link [2], and the A w h y semiconductor cost is roughly the same. Figure 3 shows the
Resonant commutated Pole inverter (ARCP) [3,4]. One possible switching states of the four-level DUDC converter.
disadvantage ofresonant inverters is that the added resonant StatesOand4arethetwostatestypicallyusedforDUDCboost
circuitry will increase the complexity and cost of the inverter conversion. Due to the nature of the motor impedance load and
control. Furthermore, high IGBT switchjng edge rates can create the switching of the four-level inverter transistorS,the voltage of
switch level control problems.
the center capmitor v,2 tends to discharge to zero in this system.
Multi-level inverters offer another approach to reducing
switching losses. In particular, these converters offer a high
n~berofswitchingstatessothattheinverteroutputvoltagecan
ry?
be “stepped“ in smaller increments[5-111. This allows mitigation
+
of harmonics at a low switching fresuencies thereby reducing
switching losses. In additioq EMC m
are reducedthrough
the lower common mode current facilitated by lower dv/dt’s
produced by the smaller voltage steps. One disadvantages of
FOIEthese techniques are that they requirea high number of switchmg vdC
Level
devices. The
disdvantaz of multi-level inverters is that
Inverter
they must be &lied h m isohid DC voltage sources or a bank
of series capacitors with balanced voltages. In systems where
isolated DC sources are not @cal, capacitor voltage Mancing
becomes the principallimitafion for multi-level ’
Motor
One of the most
inmdti-levTZ$Zirs is the
Load
diode clamped th&-l&el inverter [5,7,8,10]. It has been well
T
established that the DC capacitor voltages can be read@
balanced through the use of straightfomad selection of
Figure 1. Proposed 4-level two-quadrant DCDC converter.
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level inverters, states 2 and 3 can be added to ensure this balance.

+

B. Switching Sequence

.+

One advanQge of multi-level Dc/M= power conversion is a
reduction in the inductor current ripple when -oc
to a
standard Dc/Dc converter. For the threelevel Dc/Dc
FOWconverter, a reduction in current ripple can be accomplished by
vsw
'dc
defining the switching sequence as a function of the input and
Level
output voltages [18-20]. In the case of the four-level converter, it
Inverter
is not possible to reduce the current ripple for all operating
conditions and simultanmusly balance the capacitor voltages.
Thdore, one sequence has been chosen with the ective of
balancing the capacitor voltages. The overall switc ' g state
Motor
sequence suggested for this converter is 0 - 1 (2 or 3) 4 - (2 or
3) 1 - 0. The state diagram for this sequence is shown in Figure
4. Note that this sequence is similar to that of a standard DUDC
Figure 2. Proposed 4-level one-quadrant boost converter.
converter with two additional switching states. Two additional
cycles are defined in the sequence timing for control of the
Forthismson, state 1 is inseaedinthe switching sequence in duty
additional states. The timingsequence is deiinedby
order to increase the charge on the center capacitor. A secondary
oal of this converter is to balance the voltages on the upper and
0,
oIr<d,T
kwer opacitofi. ~lthoughthis is typica~ynot =cult in fourd]T I t < (d, + d2)T
1,
state =
(d, + d 2 ) T $ t < ( d l + d , +d,)T (1)
2/3,
4,
(dl + d , + d & S . t < T
Switching
state 0
where 4,d2, and d3 are the controller duty cycles and T is the
total time spent in the switching states. The remainder of the
sequence is to reverse the order spending the same amount of
time in each state as before. Therefore, the total time of the
switchingcontroller is T, = 2T.
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The amount of time spent at the particular switching state can
be c~ntrolleddepending on the desired output voltage and the

capacitor voltage imbalance. For example, the time spent at
switching state 1canbe increased in order to increase the voltage
acrossthecentercapacitor. Thetimespentatstates2and3can
be controlled to maintain the voltage balance between the upper
and lower capacitors. The choice as to which state to switch to
during the sequence (2 or 3) is made depending on which ofthe
two capacitor voltages vcIor vc3is u n a & with respect to
the other.

C. Steady-State Modeling

As with other types of IXXX converters, it is instructive to
perform a steadystate analysis of the converter driving a resistive
load [18-211. In the case of the four-level boost converter, the
circuit topology is that of Figure 5. Since the goal of this
converter is to equalize the capacitor voltages, it will be assuned
that the controller duty cycles have been set so that the capacitor
voltages are equal,or

;
3

Figure 4. Four-level converter switching sequence.
Figure 3. Four-level one-quadrant converter switching states.
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Figure 6. Steady-state inductor current waveform.

Figure 5. Four-level converter with resistive load.
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By waveform symmetry,

vcl = vc2 = vc3 = V C
I4 = 2 ' -~I 3 ~ ~
3
It will alsobe assumed that&>& so that switching state 3 is used
1 5 = 21Lavg -12
during the time when there is a choice between states 2 and 3.
The resulting inductor current waveform is shown in Figure 6.
For steady-state periodic operatio& it is necessary that the
average inductor voltage be zero. From this reqkment, the
output to input voltage ratio can be detennhed as
For design purposes, it is often desirable to calculate the inductor
current
ripple AL. From (5-IO), it can be seen that
. vc
1
-=

(3)
. I-dl. - t d 2 - 1 3d 3 *
Assuming that the converter losses are negligible, the average Note that the maximum current (I,, 12, or 4 )depends on the shape
inductor current can be found from the output power and input of the inductor current and thus depends on the DC input and
capacitor voltages. Regardless of which current is the maximum,
voltage as
it can be seen that the inductor current ripple decreases with
increasing switching kquency, inductance, and load resistance
as is typical of DC/DC converten.
It may be desirable to calculate the mpmd duty cycles for a
given set of load resistances. In this case, setting the avemge
From the load w o n k and the hct that the average capacitor capacitor currents to zero yields three equations which can be
cuirents must be zero, it can be shown that the steady-state solved for duty cycles resulting in
currents, definedin Figure 6, are
vdc

The steady-state model equations presented herein have been
verified through the use of detailed computer simulation.
Although the steady-statemodel is usem for design calculations,
a dynam~cmodel is needed for evaluating system transient
performance.
D.Non-Linear Average-Value Modeling
"(s)

1966

The general conoept of Non-Linear Average-Value Models
is that the high-frequency switching of the power

determining the dependant source equations are shown in Figure
8 with the assumption that vc$vcl and state 3 is not used Ifthe
inductor current ripple is neglected, the average-value equations
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In most motor control systems, the commanded phase currents
are determined from the desired torque. A regulating conml then
generates commanded motor phase voltages based on the
commanded currents. In general, these commanded voltages can
be expresses as
Figure 7. Converter average-valuemodel structure.

1967

Figure 10. Equivalent switching of the four-level inverter.

By comparing (33135) to (26-28), it & be seen that the desired
voltage magnitude and phase angle can be set by selecting m and
0, in (29-31). Typically, (29-31) are normaljzed to the DC
voltage v,. This yields duty cycles defined by

Figure 9. Four-level in-verter topology.

i

(28)
d, = [1+ ~cos(0,) - 7cos(30,)]
(36)
2
where v,* is the commanded RMS phase voltage and 0, is the
controller electrical angle. It can be noted-hm (23-25) that there
is no unique set of line-to-ground~voltagesfor a given set of
d b = [I+ mCOS(ec COS(38, )]
(37)
2
commanded motor phase voltages. "'his is due to the fact that
. common-mode terms in-the line-to-ground voltages will cancel
1
when evaluating (23-25). One method of obtaining the desired
d, =-[l+mcosb, + ~ ) - - ~ c o s ( W C ) ] .(38)
motor phase voltages is to command line-to-ground voltages with
2.
. a thirdharmonic term. It has been shown that thismethod allows neduty cycles can then be irdegeri~ed to &-e
the
the m m voltage to be obtained h m the herter 1241. switching
for the PWM control. For example, if the aUsing this method, :the line-@ground voltages can be p h a s e ~ t y c y c l e i s ~ g ~ ~ b y
commandedas
:
I , = INT(3da)
(39)
"cos(38c)l
(29) then the P W M switching will-be between levels sa=laand
sa=la+l. If the clock frecruency of the P W M controller is T, then
the a-phase switching states for one cycle are
(30)
vig =I[:
mcos(8, - cos(38, )]
_
L . 1
I , +1, OSt<(3d, - l a p s
(40)
sa = {
I,, (3d, -lapsS t l T ,
-vfg = L[l+ mcos(8, +
~cos(38,)] (31)
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where m is the modulation index thathas a range of

-

For the purposes of system model comparison, an averagevalue
model of the four-level inverter has been developed The
2 -- .
(32) structure of the a-phase of the average-value model is shown in
Figure 11. Figure 12 shows the first step in the derivation of the
'
average-value model dependant source equations. Therein, the
in order to avoid over-modulation. Assuming that the modulation dutyqcle is plotted versus the controller electrical
commandedvoltages are obtained by the PWM control, the fast- angle. The fimctions sl, sz, and s3represent the percent of time
averages of the resulting motor phase voltages are
that the a-phase is switched to junctions d1, d2, and d3
respectively. These switching functionsare related to the a-phase
mv,
vas = -COS(B,)
(33) duty cycle as shown in Figure 12. Using thae switching
- 2
functions, the currents &awn h m the diode junctions are
definedby
.

I
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L

1968

3

1,

+ a

I Figure l l . Average-value model of the four-level inverter.
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ik1a = s l i m
i d l a =slim
ikla =slim.

(43)

For the average-valuemodel to have variables which are constant
in the steady-state, it is necessary to relate the a-phase current to
the induction motor q- and d-axis currents in the controller
reference fixme. This relationship is given by [23]

s,

Figure 12. A-phase duty cycle and switching functions
o f the four-level inverter.

(44)

N.FOUR-LEVEL
SYSTEM SMULATIONS

L

1

d l = Kplel +Kil q d t

Detailed and NLAM based simulations were performed on the
converter / inverter system shown in Figure 2. The induction
motor used in these studies is a 3.7kW machine with the
pameten listed in Table I [23].
Table I. Induction motor parameten
r, = 0.4 R
P=4
r,'= 0.227R
. 4=5.7mH
L,=64.4mH
L1,.'=4.6mH

I

d , = K p Z e 2+ Ki2 e2dt

(47)

where the emrs el and e2are definedby

*

el = v, - v ,

*

e2 = vc2 - v c 2 .

(48)
(49)

The induction motor is operating at a constant speed of 183.3 The commanded converter output voltage v,* was set to a
radlsec and a constant electrical fresuency of 60 Hz ensured by constant value of 3 18 V. The commanded voltage on the center
capacitor was set to
setting

e,

=2Rft
(45)
*
1
vc2
in the inverter control. The modulation index m is stepped fiom
0.6 to 1.13 resulting in a step change in applied voltage on the The third duty cycle was set to a constant value of dfo.05. For
motor. For the detailed simulation,the PWM switching period is this study, the PI controller gains we^ set to the values listed in
set to Ts=O.185 ms.
Table 11.
The Ms/Dc converter regulates the DC voltage supplied to the
inverter and maimins capacitor voltage balance through
controlling the duty cycles dl, d2,.and d3. This control on be
challenging since the system 1s Multi-Input MultiUutpt
(MMO). A MlMO control design may be the work of future
research in this area. For the sludiks presented herein, a
strai@omard Proportional plus Integral (PI)control was used.

=P

1969

The DC input voltage was vk=150 V and the controller switching
Figures 13 and 14 show the sirnulaton results for the detailea
period was T,=O.l ms. The converter inductance value was and NLAM models respectively. As can be see% the capacitor
L=10 mH. The capacitor values were unevenly distributed so voltages drop when the inverter modulation index is haeased.
that the voltage ripple of all capacitors would be roughly the The regulating control on the DCDC converter then controls the
same in the detailed model. The values used were C1=C~9900 duty cycles so that the capacitor voltages return to their desired
values. The inductor current increases as the power to the motor
pF and Cy3300 pF.
200 1
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Figure 13. Detailed model prediction of system performance
during a step change in modulation index.
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Figure 14. NLAM model prediction of system performance
during a step change in modulation index.

increases. Notice from'the detailed model that there ate two
components to the inductor current ripple. One component is due
to the converter switching and the other is due to the capacitor
voltage ripple. Figures 13 and 14 also display the controller duty
cycles. Note that for m4.6,the duty cycle dl is v g r low. This
suggests an alternate switching sequence'for m4.6 where the
switching state 0 is eliminated and the inductor current r i d e is
duced as compared to a standadboost converter.
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